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Abstract 
This paper proposes a method for analog fault diagnosis 
using neural networks. The primary focus of the paper is to 
provide robust diagnosis using a mechanism to deal with 
the problem of component tolerances and reduce testing 
time. The proposed approach is based on the k-fault 
diagnosis method and artificial backward propagation 
neural network. Simulation results show that the method is 
robust and fast for fault diagnosis of analog circuits with 
tolerances. 
I. Introduction 
For several decades, fault diagnosis of analog circuits, 
the forefront of modern circuit research, has gained wide 
attention in the testing arena [l-61. However, component 
tolerances, non-linearities and poor fault models make fault 
location very complicated. Generally, component 
tolerances make the parameters of circuit elements 
uncertain and the computational equations of traditional 
methods complex. The non-linear characteristic of the 
relation between the circuit and its constituent elements 
makes it even more difficult to diagnose faults on-line and 
may lead to false diagnosis. To overcome these problems, a 
robust and fast fault diagnosis method taking tolerances 
into account is thus needed. 
Artificial neural networks (ANNs) have been applied 
in many areas such as pattern recognition, signal and 
image processing, etc [5,6]. ANNs have the advantages 
of large-scale parallel processing, parallel storing, robust 
adaptive leaming, and on-line computation. They are 
ideal for fault diagnosis of analog circuits with 
tolerances [ 5 ] .  
This paper proposes an ANN based method for fault 
diagnosis of analog circuits with tolerances. Section I1 
describes ANNs (especially backward propagation neural 
networks). Section I11 discusses the theoretical basis and 
framework of analog fault diagnosis. The new method is 
described in Section IV and examples are presented in 
Section V. Finally, conclusions are given in Section VI. 
11. Artificial Neural Networks 
In recent years, ANNs have received great attention in 
many aspects of scientific research and have been applied 
successfully in various fields such as chemical processes, 
digital circuitry, control systems, etc, for ANNs provide a 
mechanism for adaptive pattern classification. Even in 
unfavorable environments, they can still have robust 
classification. It should be stressed that choosing a suitable 
ANN architecture is vital for the successful application of 
ANNs. To date the most popular ANN architecture i s  the 
backward propagation neural network (BPNN). One of the 
significant features of neural networks when applied in 
fault diagnosis and testing is that on-line diagnosis is fast 
once the network is trained. In addition, ANN classifiers 
require fewer fault features than traditional classifiers. 
Further, neural networks are capable of performing fault 
classification at hierarchical levels. 
Based on learning strategies, ANNs fall into two 
categories: supervised and unsupervised. The BPNN is a 
supervised network. Typical BPNNs have two or three 
layers of interconnecting weights. Fig. 1 shows a standard 
two-layer network. Each input node is connected to a 
hidden layer node and each hidden node is connected to an 
output node in a similar way. This makes the BPNN a fully 
connected network topology. Learning takes place during 
the propagation of input pattems from the input nodes to 
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the output nodes. The outputs are compared with the 
desired target values and an error is produced. Then the 
weights are adapted to minimize the error. Since the desired 
target values are known, this is a supervised learning 
process. 
X 
Fig. 1 BPNN architecture 
In Fig.1, input x=[xO, XI,  ..., xm-1] and output y= [yo, 
yl,  ..., yn-11. The hidden layer and the output layer can be 
described as a general layer. The relation of output Oi(')and 
input Oj('-l) of layer j is defined as: 
0i'b=fs[Ii'"] (1) 
I] (2) ~i(I)=~W.,(I) oju-1) 
Equation (1) can be transformed into 
F, (I)=l/( 1 +exp (-1)) (3) 
The initial values of weights are assumed to be 
random numbers evenly distributed between -0.5 and 0.5; 
and the weight between the jthneuron of the (k- I)Ih layer and 
the ith neuron of the kth layer is defined as w,J,k. The weight 
adaptation equation is given by 
w ~ ~ . k ( t n > = w , ~ . k ( t n . l > - a E ( t ~ ~ w , j , k ( t " - l ) + ~  AwiJ,k(kl) (4) 
where O<a<l, O<q<l and E=1/2C(yi-bJ2 i=l ... n 
It can be seen that BP neural networks have the 
following ideal advantages for fault diagnosis with 
tolerance: 
The methods for analog fault diagnosis fall into two 
categories: simulation before test (SBT) and simulation 
after test (SAT). The k-fault diagnosis method [I-41 
belongs to the SAT category. This method assumes that 
there are k faults in the circuit and requires that the number 
of accessible nodes, m is larger than k. The method can 
effectively locate faults in circuits without tolerances. But 
to the circuits with tolerances, the testing process is slow 
and ambiguous. In order to improve the on-line 
characteristic and achieve robustness of diagnosis, we 
present a new method which combines the k-fault diagnosis 
method with the highly parallel processing BPNN in the 
next section. 
IV. Application Of BPNN To Fault Diagnosis 
Using BPNNs to diagnose faults in analog circuits with 
tolerances involves choosing the neural network structure, 
generating fault features and forming training groups. 
Let us consider a circuit that has d elements. The 
nominal value of component i is denoted as yio and the 
actual value yi. The deviation caused by tolerance and fault 
is Ayi=y,-yio Using the k-fault method, we select m=k+l 
testing nodes according to the topology of the circuit. With 
the excitation current, we can calculate the nominal values 
of the testing node voltages as [Vo]=[Vlo, Vz0, . . ., VmolT. We 
can also measure the actual voltages of the testing nodes as 
[V,]=[V,, Vz, -.-, V,]'. The incremental voltages due to 
tolerance and fault can then be calculated as 
[AV,]= [V,]-[ V,J=[AVl, AVZ, ..., AV,IT 
where AV, = Vi- V i ,  
A. Structure and algorithm of BPNN 
Even in noisy environments, recognition of classes can 
be still achieved by the BP classifier. 
The single hidden layer, m input and d output 
neural network is adopted. As far as the hidden 
BPNNs have the function of recalling and the 
capability to gain the complete fault features from the 
neurons are concerned, the number of hidden 
neurons is determined by the complexity of the 
circuit and the difficulty in classifying the faults. 
Generally speaking, the more elements in the 
fragmentary features. , 
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circuit, the more hidden nodes needed. When 
training the BP neural network, we first select 
293 
Authorized licensed use limited to: UNIVERSITY OF HERTFORDSHIRE. Downloaded on August 12,2010 at 13:40:15 UTC from IEEE Xplore.  Restrictions apply. 
several hidden nodes, and if the required 
precision can not be reached, then more hidden 
nodes are added. The activation function of the 
neurons is defined as: y=l/(l+e") 
The initial values of the interconnecting weights are 
random numbers that fall within [- 0.5, 0.51. 
The algorithm of BP neural networks is modified to 
decrease the time spent on training the network, described 
by wij,k(n+ >=wi j,k(n)-yE(n+l )/wi j.k(")' PAWij,k(n) 
where P is the inertial factor and its value is 0.9; Wij,k 
represents the interconnecting weight between the jth 
neuron of (k- l)'h layer and the ith neuron of the kth layer; E(n) 
means n times of the accumulative error function; p 0  and 
is slightly bigger than 1. 
XO x, 
R3 0.6396 0.6396 
-0.6396 -0.6396 
B. Fault Feature Generation 
x2 
0.4264 
-0.4264 
The k-fault method mainly exploits the spatial 
characteristic of measured voltage increments [AV,,,] to 
locate faults among all circuit elements. Therefore, [AV,,,] 
are selected to be the inputs with a dimension of m, of the 
established BPNN and the outputs of the BPNN correspond 
to the circuit elements, having a dimension of d. If the 
voltage value of the output node is tested as lv, we deem 
that the corresponding element is faulty, otherwise, if Ov, 
we consider the element to be non-faulty. 
C. Constitution Of The Training Groups 
In k-fault diagnosis, the tolerance influences the space 
characteristic of [AV,,,], that is, the inputs of the BPNN. In 
the BPNN used, our specimen for training have been 
chosen to have a small ratio of fault to tolerance and are 
therefore representative for tolerance effects. This is the 
case that faults are comparatively difficult to detect. For 
hard faults, each component can be either open-circuited or 
short-circuited, the minimum simulation groups with 2d 
single faults are formed. First, several groups are tested, 
then the ones which can not be correctly located are added 
to the training specimen groups to be trained again, until 
satisfactory diagnosis results are obtained. 
V. Examples 
Simulation of the proposed method has been carried out 
for the circuit in Fig2 using Pspice. 
Fig.2 A resistive circuit 
In Fig.2, there are 8 resistors. The nominal value of each 
resistor is 1 a ,  and each element has a tolerance of +5%. 
Suppose that a single soft fault has occurred in it. 
According to the topology of the circuit, three testing nodes 
are selected, which are numbered nodes 1 ,3  and 4.Thus, the 
BPNN should have 3 input nodes in the input layer and 8 
output nodes in the output layer. In addition, 2 hidden 
layers with 8 hidden nodes each are designed. Programmed 
in C language, the BPNN algorithm has been simulated by 
computer. Also, Pspice is used to simulate the circuit and 
obtain AlJ, . Because the diagnosis principle is the same 
for every resistor in the circuit, we arbitrarily select R3 as an 
example to demonstrate this new method. 
The sample feature values of R3 (Xo, X,, X,) have been 
calculated and shown in Table 1. These sample feature 
Table 1 Sample feature values of R3 
values of R, are input to the BPNN in order that the BPNN 
is trained and can memorize the information learned before. 
After over 5,000 times of training and when the overall 
error is less than 0.03, the training of the BPNN is 
completed and the knowledge of the sample features are 
stored in it. 
Now suppose R3 is faulty and when it is 0.2 0, 0.9 a ,  
1.2 a ,  and 2.5 0 respectively, the values of the other 
resistors are within the tolerances range of +5% (Here the 
values of the 7 resistors are selected arbitrarily as 
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RI= 1.04 52 , R,=0.99 fi , R4= 1.02 52 , R,=0.98 fi , 
&=l.Ol 52, R7=0.987a, R8=0.964a). With the excitation 
of 1A current to testing node 1, the actual feature values of 
the three testing nodes are obtained by getting AU, and 
calculating the left part of equation (8). Then the actual 
feature values (X,,, X,, X,) of the four situations are input to 
the input nodes of the BPNN respectively to classify and 
locate the corresponding faulty element. Table 2 has shown 
the results. 
xo 
0.6486 
0.6529 
0.6439 
0.6482 
Table 2 Results of BPNN in diagnosis 
Output Max 
node value in 
No.3 the 
XI xz (R3) other 
value output 
nodes 
0.8495 0.1 195 0.6305 0.4264 
0.8491 0.1194 0.6233 0.4304 
0.6352 0.4260 0.9480 0.0569 
0.6412 0.4259 0.9510 0.0546 
R3 
value 
0.2 R 
0.9 
1.252 
2.5 52 
From Table 2, it can be found that the diagnosis result is 
correct. For output node 3 the value of the output layer is 
more than 0.5, and that of the other output nodes are less 
than 0.5, which shows that R3 is the faulty element. Also, 
when R3 is 0.9 n , which is the case that the fault is very 
small and comparatively difficult to detect, the BPNN 
based k-fault diagnosis method can still successfully locate 
it. Further, for the other 7 resistors, the new method has also 
been proven to be effective by our simulation. In addition, it 
can be found that once the BPNN is trained, the diagnosis 
process becomes very simple and fast. 
Compared with the traditional k-fault diagnosis 
method, the proposed BPNN-based method has clear 
advantages. The BPNN-based k-fault method requires less 
computation and very fast. Computation is needed only 
once to obtain suficient sample and actual feature values of 
testing nodes for a particular circuit. Also, the problem of 
component tolerance can be successfilly handled by the 
robustness of BPNN. Hence the new diagnosis method is 
more robust and faster and can be used in real-time testing. 
robust to component tolerances and requires small after-test 
computation time. The diagnosis of hard faults in linear 
circuits with tolerances has been shown, although the 
method is also suitable for soft faults and nonlinear circuits. 
Significant diagnosis precision has been be reached by 
training a large number of specimen in the BPNN. While 
the faulty specimen trained can be easily identified, the 
BPNN can also detect untrained faulty specimen. Therefore 
the fault diagnosis method presented in this paper can not 
only quickly detect the faults in the traditional dictionary 
but also the faults not in the dictionary. 
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VI. Conclusions 
A method for fault diagnosis of analog circuits with 
tolerances using ANNs has been proposed. This method is 
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